all levels of the system hierarchy.
This includes the need to link frame to frame, shelf to shelf, printed circuit board to printed circuit board, multichip module to multichip module, and even chip to chip. Photonic interconnection of electronic circuit boards using fiber optics has already begun to satisfy this need. As the demand for greater bandwidth increases, photonic interconnections consisting of many parallel channels will be needed. One approach is to use many fibers in parallel. For even greater connectivity, beams of light imaged onto and off of each chip are seen as the link from one electronic IC to another. Looking further out, each optoelectronic integrated circuit (OEIC) will have thousands of optical detectors to receive information from other OEICs, and thousands of optical modulators or optical emitters sending information to other OEICs. The OEICs themselves may be very simple, such as an array of NOR gates; or very complex, such as an array of self-routing switching nodes or other processing elements. The self-electro-optic effect device (SEED) technology, which can incorporate detectors and optical modulators along with traditional electronic components, is a leading candidate for these optically interconnected OEICs [ 1, 2] .
The SEED technology is based on multiple quantum well (MQW) modulators. 
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optical modulators, such that the devices have optical inputs and outputs. Even though the devices are in some sense electronic, the devices can have low energies provided they are integrated [SI. In this article, we will review the progress in the development of these devices, beginning with the Resistor-SEED (R-SEED) device , which can be viewed as a simple NOR gate. The symmetric SEED (S-SEED) [9, IO] and the logic-SEED (L-SEED) [ l 1, 121, are devices with improved features, These wells consist of thin, alternating layers of narrow and wide bandgap materials such as GaAs and AlGaAs. Because of confinement of carriers in the quantum wells, the absorption spectrum shows distinct peaks, which are termed exciton peaks. When an electric field is applied perpendicular to the plane of the quantum wells, the position of the peaks shift (Fig. 1 ) . This electro-absorption mechanism is called the quantum confined Stark e f f e c t ( Q C S E ) [3, 4] , and i t is strong enough that a 1 p thick multiple quantum well stack can have changes in absorption coefficient of a factor of two or so for a 5 volt change across the stack.
By placing the multiple quantum well material i n the intrinsic region of a reverse biased p-i-n diode, the resulting device can modulate light in response to a change in voltage. The same device can also detect light.
Self-electro-optic effect devices consist of one or more detectors and one or more 8755-3996/93/$3.000 I993 IEEE functionality, and performance. Further along, the integration of FETs with MQW modulators (FET-SEED) [13] [14] [15] , enables optical interconnections of electronic circuits. We'll also discuss where the SEED technology can be used, and describe an experimental optical switching fabric made using these devices.
w 7. Absorption spectra of MOW material for both 0 Vand5 V(a). SchematicofMQWp-i-n diode (b). lnput/output characteristics of MQ W p-i-n diode (c).
voltage across the diode. As a result, the absorption and current flow increases. This state of increasing absorption creates the nonlinearity in the output signal, w (Fig. I C ) . Optical logic gates can be formed by biasing the R-SEED close to the nonlinearity, yb, and then applying tvo -
Symmetric-self-electro-optic effect device (SEE). S-SEED with inputs and outputs (a). Power transfer characteristics (b). Optically enabled S-SEED (c). Electrically enabled S-SEED (d).
lower level data signals yi and y2 to the device. Symmetric-SEED The S-SEED, which behave\ like an optical inverting S-R latch, is composed of two electrically connected multiple quantum well (MQW) pin diodes (Fig. 2a) . The -device inputs include signals y (set). yl (reset) , and the clock. To operate the S-SEED. the y, and y, inputs are also separated in time from-the clock inputs (Fig. 2c, 2d) . The and y, inputs, which represent the incoming data and its complement, are used to set the state of the device. When y, > yl, the S-SEED enters a state where the lower MQW p-i-n diode will be transmissive, forcing the upper diode to be absorptive. When y, < y,, the opposite condition will occur.
Low switching intensities are able to change the device's state when the clock signals are not present. After the device has been put into its proper state, the clock beams are applied to both inputs. The ratio of the power between the two clock beams should be approximately one, which will prevent the device from changing states. These higher energy clock pulses will transmit the state of the device to the-next stage of the system.
Since the y, and y, inputs are low intensity pulses and the clock signals are high intensity pulses, a large differential gain may be achieved. This type of gain is referred to as time-sequential gain.
The operation of an S-SEED is determined by the power transfer characteristic (Fig. 2b) [IO] . Here. the optical reflected power. yI, is plotted against the ratio of the total optical signal power impinging on the set (when the clock is applied) and reset windows (when the clock is not applied). Assuming the clock power is incident on both signal windows, the output power is proportional to the reflectivity, '31,. The ratio of the input signal powers is defined as the input contrast ratio, C,, = Py@. As Ci,, is increased from zero. the reflectivity of the lower diode switches from a low value, ' 31 I , to a high value, ' 31: . at a Gin value approximately equal to the ratio of the absorbances of the two optical windows: t = (I-%,)/( Simultaneously, the reflectivity of the upper diode switches from ' 31, to '31,. The operation of an S-SEED as a 2-Module (switching node) can be accomplished by either optically or electrically enabling the individual S-SEEDS. To optically enable an S-SEED array, a spatial light modulator can be used to select which S-SEEDreceives clock pulses. If an S-SEED receives a clock pulse. the information previously latched
is greater than the power of the signal on the TI input, a logic "1" will be present on the input. On the other hand, when the power of the signal incident on they, input is less than the power of the signal on the TI input, a logic "0" will be incident on the input.
For the noninverting gates, OR and AND, we can represent the output logic level by the power of the signal coming from the v output relative to the power of the signal coming from the youtput. As before, when the power of the signal leaving the y output is greater than the power of the signal leaving the w output, a logic "1" will be represented on the output. To achieve AND operation, the device is initially set to its "off' or logic "0" state (y = low and = high), with the preset pulse, PreseG, incident on only one p-i-n diode ( into the device will be transferred to the next stage of the network. If no clock is received the information cannot be transferred (Fig.  2c) . On the other hand, the S-SEEDS can also be electrically enabled by controlling the voltage applied to the devices. If the appropriate voltage is present, the S-SEED behaves as previously described, and the information will be transferred. If no voltage is present, both MQW p-i-n diodes will become absorptive, preventing the stored information from transfemng to the next stage. The S-SEED is also capable of performing optical logic functions such as NOR, OR, NAND, and AND. This allows S-SEEDS to be used to implement more complex switching building blocks such as 2 x 1 and 2 x 2 switching nodes. The inputs will also be differential, thus still avoiding any critical biasing of the device. A method of achieving logic gate operation is shown in Figure 3 . The logic level of the inputs will be defined by the ratio of the optical power on the two optical windows. When the power of the signal incident on the y1 input 2 by the power of the y output signal relative to the power of t h e v output signal. That is, when the power of the signal leaving the v output is greater than the power of the signal leaving the y output, a logic "1" is present on the output.
The operation of the OR and NOR gates is identical to the AND and NAND gates, except that preset pulse, Preseb is used instead of the preset pulse Preset;. Thus, a single array of devices can perform any or all of the four logic functions and memory functions with the proper optical interconnections and preset pulse routing.
An approximation of the optical switching energy required by S-SEEDS is given by u71
where C is the diode capacitance, assumed to be 115 aF/pm2; V, is the supply voltage (in this case, 15 V); Vf is the forward bias voltage ( 1 V); and Savg is the average responsivity of the two diodes (0.33). The calculated value of optical switching energy density, 5.9 fJ/Fm2, agrees reasonably well with the measured data, although the smallest devices have slightly higher energy densities. A summary of the measurements of the different device sizes is shown in the Table. There was some contrast ratio degradation at power levels greater than 200 pW because of saturation of the quantum well material.
There have been four generations of fabricated S-SEED arrays (Fig. 4) . These includea 16~8array(1988),64~32(1989), 128 x 64 (1990) , and a 256 x 128 array (1991) [18] . These four generations are illustrated in Fig. 4 . Logic-SEED Logic-SEEDS (L-SEEDS) allow each effective pixel in a 2D-OEIC to possess more intelligence or functionality. These "smart pixels" have the capability to perform any Boolean logic function. Two classes of L-SEED smart pixels have been demonstrated: single-ended logic and differential logic.
The first class of L-SEEDS, single-ended logic, has configurations of quantum well diodes that are similar to the transistor configuration in NMOS circuits. In these circuits, optical signals are routed individually and compared to a locally generated reference beam. If the reference beam is generated using the same laser that supplies the signal beams, critical biasing can be avoided. These devices also utilize time-sequential gain. The basic structure of these single-ended devices consists of a reference diode, the desired logic circuitry, and an S-SEED output driver (Fig. 5 ). An OIUNOR of two subfunctions, SI and S2, can be implemented by connecting the two subfunctions in parallel (Fig. 5a ). The output of the OR gate function is w. where w = Si + S2;
the NOR gate output is ~2 , where y12 = Si +Sz. AND/NAND functions can be created by connecting the subfunctions serially (Fig. 5b) . For this casevi = Si S? and w2 = S I S2. Two examples of the singleended circuit are ~I I = (AB +C)D (Fig Sc) ; and
In the second class of L-SEEDS, the signals are routed as differential pairs. These circuits have diode connections similar to transistor connections in CMOS. Unfortunately, these L-SEEDS are more complex than the first class, but they do not require a reference beam to be generated. Thus, the optical systems required to use these devices may be easier to build than the comparable single-ended systems.
T h e method of realizing arbitrary __ = AB + CD (Fig Sd) .
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Boolean functions is similar to the singleended gates previously discussed. In an arbitrary logic gate (Fig. 6a) Figure 6b illustrates the implementation of the function w = AB +
GD.
Another functional operation that can be performed with the SEED technology is the "transmission gate." These devices consist of back-to-back quantum well photodiodes. which tranafer the voltage from the center tap of one S-SEED to another. An example of the application of this device is an S-SEED based (2,2,1) node smart "pixel" (Fig. 7) . Neighboring S-SEEDS ( S S , , SS2, and SS,, are conne c t ed by opt oe I e c t ron i c trans in i s s i o n gates, T G , and TG,, consisting of a pair o f b a c k -t o -b a c k q u a n t u m w e l l photodiodes. These photodiodes transfer the voltage from one S-SEED to another. 
FET-SEEDS
To take further advantage of the spatial bandwidth available in the optical domain, integrated electronic circuits could be integrated with optical detectors (inputs) and modulators or microlasers (outputs). This mixture of the processing capabilities of electronics and the communications capabilities of optics will allow connection intensive architectures with more complex nodes to be implemented. In addition, the gain provided by the electronic devices should allow high speed operation of the nodes. In the simplest case, the two-dimen- sional optoelectronic integrated circuits (2D-OEIC) could be arranged into a large 2-D array of "smart pixels" such as 2 x I , 2 x 2, or even 4 x 4 switching nodes [2] . All the nodes in the 2-D array are electrically independent from each other, with the exception of a common ground and power supply. These "smart pixels" could also be developed to include the more complex circuitry necessary for self-routing nodes.
There are several advantages to a monolithically integrated electronic "smart pixel" technologies compared to L-SEEDS. The most important of these is that the required optical energies of electronic smart pixels may be less. This is because electronic gain may be able to reduce the required input voltage swing of the detectors from the 5-10 volts required by SEEDS, to perhaps a few tenths of a volt. This translates somewhat indirectly into reduced required optical switching energies, provided intelligent cir-cuit designs are used. This is not true in a hybrid electronic smart pixel technology without integrated detectors. because the capacitance of a bonding pad (even with bump-bonding) would be much larger than the detector capacitance and would negate any energy advantage a reduced input voltage swing would have. A second advantage of transistor based smart pixels is that the complexity of the node could be greater in optically interconnected electronic smart pixels. Integrated quantum well modulators with GaAs field effect transistors (FETs) have been demonstrated. The GaAs FETs were fabricated on top of a p-i-n diode structure grown p-side down (Fig. 8) . Optical switching energies on the order of picojoules were observed for devices with 15-by-I5 Fm optical windows.
Promising results have also been achieved by integrating quantum well modulators with heterojunction bipolar transistors (HBTs). All of the devices made to date use the transistors as phototransistors. In this mode, the recovery of the device when the light is removed is rather long (at least a few ns), so the devices in their present configurations are probably not suited to high speed smart pixel applications. Also, the devices tend to operate at much higher currents than FETs and have greater capacitances. However, there is no fundamental reason why a smart pixel technology cannot 
F-SEEDS. Layer structure (a); simple demonstrator circuit (b).
be implemented using quantum well modulators and HBTs.
Although promising results have been shown growing quantum well modulators on silicon substrates [ 191. the integration of quantum well devices with silicon VLSI has not been done. Integration of MQW modulators and detectors with silicon VLSI has advantages ocer integration with GaAs electronic circuitry, because higher density electronic circuits have been achieved on silicon. However, higher performance optoelectronic devices may be possible using MQW modulators integrated with GaAs electronics.
Interconnection Networks
The main objective of the free-space technology is to exploit the spatial bandwidth (pin-outs or connections) available in the optical domain [20] . This has allowed system designers to apply this technology to connection intensive multistage interconnection networks (MIN). Using an S-SEED as a simple 2 x 1 switching node, several prototype switching fabrics have been successfully demonstrated [14] . A digital 2-module stores information, a single bit, from one of two 2-modules located in the previous stage in the network, then passes that information to the next stage in the network when the optical clock signal is applied to it. To set up a path through the network, represented by thick lines, clock signals are allowed to transfer information from the active nodes in a given stage to the next stage. Since the nodes are 2-Modules, only one of the two inputs present on each node can be active at any given time. To prevent corruption of the data entering the 2-Modules (S-SEEDS), the outputs of the undesired nodes are disabled electrically, thus preventing a transfer of the information they contain. One path through the 3-D network is shown as a thick line in Figure 9a . The first six stages of a 16 x 32 network is shown in Figure 9b . A 32 x 32 EGS network would require 13 stages to be strictly nonblocking [21] . The potential advantage of these fine-grained switching fabrics is that large dimensional fabrics could be possible in the future. 
Conclusion
Flexibility is the earmark of the SEED technology. For several years, a manufacturable technology has existed that allows SEEDS to be made with a variety of functions. Symmetric-SEEDS and Logic-SEEDs are two examples of this technology. The current trend is to incorporate electronic transistors into the SEED technology, for increased functionality and reduced optical power requirements. The integration of electronic and photonic components allows optics and electronics to do what they do best: electronics to process information, and photonics to communicate information. We expect rapid progress to continue in the coming years. 
